Advanced search
Showing result 1 - 5 of 19 swedish dissertations matching the above criteria.
-
1. Low-Power Multi-GHz Circuit Techniques for On-chip Clocking
Abstract : The impressive evolution of modern high-performance microprocessors have resulted in chips with over one billion transistors as well as multi-GHz clock frequencies. As the silicon integrated circuit industry moves further into the nanometer regime, three of the main challenges to overcome in order for continuing CMOS technology scaling are; growing standby power dissipation, increasing variations in process parameters, and increasing power dissipation due to growing clock load and circuit complexity. READ MORE
-
2. Reduction of Aerodynamic Forcing inTransonic Turbomachinery : Numerical Studies on Forcing Reduction Techniques
Abstract : Due to more and more aggressive designs in turbomachinery, assuring the structural integrity of its components has become challenging. Also influenced by this trend is blade design, where lighter and slimmer blades, in combination with higher loading, lead to an increased risk of failure, e.g. in the form of blade vibration. READ MORE
-
3. Distributed Clocking and Clock Generation in Digital CMOS SoC ASICs
Abstract : With shrinking technologies and higher clock rates comes the possibility to transform multi chip implementations to a single System on Chip (SoC). Implementing clock distribution and limiting the power consumption becomes increasingly troublesome with increased clock rate and chip area. READ MORE
-
4. Low-Power Clocking and Circuit Techniques for Leakage and Process Variation Compensation
Abstract : Over the last four decades the integrated circuit industry has evolved in a tremendous pace. This success has been driven by the scaling of device sizes leading to higher and higher integration capability, which have enabled more functionality and higher performance. READ MORE
-
5. Circuit Techniques for On-Chip Clocking and Synchronization
Abstract : Today’s microprocessors with millions of transistors perform high-complexity computing at multi-gigahertz clock frequencies. The ever-increasing chip size and speed call for new methodologies in clock distribution network. READ MORE