Search for dissertations about: "Instruction Scheduling"
Showing result 1 - 5 of 20 swedish dissertations containing the words Instruction Scheduling.
-
1. Constraint-Based Register Allocation and Instruction Scheduling
Abstract : Register allocation (mapping variables to processor registers or memory) and instruction scheduling (reordering instructions to improve latency or throughput) are central compiler problems. This dissertation proposes a combinatorial optimization approach to these problems that delivers optimal solutions according to a model, captures trade-offs between conflicting decisions, accommodates processor-specific features, and handles different optimization criteria. READ MORE
-
2. Universal Instruction Selection
Abstract : In code generation, instruction selection chooses instructions to implement a given program under compilation, global code motion moves computations from one part of the program to another, and block ordering places program blocks in a consecutive sequence. Local instruction selection chooses instructions one program block at a time while global instruction selection does so for the entire function. READ MORE
-
3. Rethinking Dynamic Instruction Scheduling and Retirement for Efficient Microarchitectures
Abstract : Out-of-order execution is one of the main micro-architectural techniques used to improve the performance of both single- and multi-threaded processors. The application of such a processor varies from mobile devices to server computers. READ MORE
-
4. Integrated Optimal Code Generation for Digital Signal Processors
Abstract : In this thesis we address the problem of optimal code generation for irregular architectures such as Digital Signal Processors (DSPs).Code generation consists mainly of three interrelated optimization tasks: instruction selection (with resource allocation), instruction scheduling and register allocation. READ MORE
-
5. Integrated Software Pipelining
Abstract : In this thesis we address the problem of integrated software pipelining for clustered VLIW architectures. The phases that are integrated and solved as one combined problem are: cluster assignment, instruction selection, scheduling, register allocation and spilling. READ MORE