Search for dissertations about: "Time synchronization Network Time Protocol"
Showing result 1 - 5 of 10 swedish dissertations containing the words Time synchronization Network Time Protocol.
-
1. Security of Time Synchronization for PMU-based Power System State Estimation: Vulnerabilities and Countermeasures
Abstract : Phasor Measurement Units (PMUs) constitute an emerging technology that is essential for various smart grid applications such as phase angle monitoring, power oscillation damping, fault localization, and linear state estimation. To obtain precise PMU measurements of voltage and current phasors, time synchronization in the order of 1 microsecond is typically required. READ MORE
-
2. Frequency Transfer Techniques and Applications in Fiber Optic Communication Systems
Abstract : Modern society is dependent on communications and the developments of these increases constantly through a seemingly endless demand for communication services and thereby synchronization and time. This is confirmed by a vast range of research on communications, irrespective of technology and protocol. READ MORE
-
3. Synthesis and Synchronization Support for Hierarchically Scheduled Real-Time Systems
Abstract : A piece of software, that we define as a software system, can consist of anything from a few lines of program code or the entire software stack in a vehicle. Software systems can be divided into smaller and partially independent parts called subsystems/partitions (we use the words partition and subsystem interchangeably). READ MORE
-
4. Design and Analysis of On-Chip Communication for Network-on-Chip Platforms
Abstract : Due to the interplay between increasing chip capacity and complex applications, System-on-Chip (SoC) development is confronted by severe challenges, such as managing deep submicron effects, scaling communication architectures and bridging the productivity gap. Network-on-Chip (NoC) has been a rapidly developed concept in recent years to tackle the crisis with focus on network-based communication. READ MORE
-
5. Power and Performance Optimization for Network-on-Chip based Many-Core Processors
Abstract : Network-on-Chip (NoC) is emerging as a critical shared architecture for CMPs (Chip Multi-/Many-Core Processors) running parallel and concurrent applications. As the core count scales up and the transistor size shrinks, how to optimize power and performance for NoC open new research challenges. READ MORE