Search for dissertations about: "concurrent scheduling"
Showing result 1 - 5 of 20 swedish dissertations containing the words concurrent scheduling.
-
1. Exploiting Fine-grain Parallelism in Concurrent Constraint Languages
Abstract : This dissertation presents the design, implementation, and evaluation of a system that exploits fine-grain implicit parallelism in concurrent constraint programming language. The system is able to outperform a C implementation of an algorithm with complex dependencies without any user annotations. READ MORE
-
2. HPC scheduling in a brave new world
Abstract : Many breakthroughs in scientific and industrial research are supported by simulations and calculations performed on high performance computing (HPC) systems. These systems typically consist of uniform, largely parallel compute resources and high bandwidth concurrent file systems interconnected by low latency synchronous networks. READ MORE
-
3. Latency Reduction for Soft Real-Time Traffic using SCTP Multihoming
Abstract : More and more so-called soft real-time traffic is being sent over IP-based networks. The bursty, data-limited traffic pattern as well as the latency requirements from this traffic present challenges to the traditional communication techniques, designed for bulk traffic without considering latency. READ MORE
-
4. Mapping Concurrent Applications to Multiprocessor Systems with Multithreaded Processors and Network on Chip-Based Interconnections
Abstract : Network on Chip (NoC) architectures provide scalable platforms for designing Systems on Chip (SoC) with large number of cores. Developing products and applications using an NoC architecture offers many challenges and opportunities. A tool which can map an application or a set of applications to a given NoC architecture will be essential. READ MORE
-
5. System-on-Chip Test Scheduling and Test Infrastructure Design
Abstract : There are several challenges that have to be considered in order to reduce the cost of System-on-Chip (SoC) testing, such as test application time, chip area overhead due to hardware introduced to enhance the testing, and the price of the test equipment. In this thesis the test application time and the test infrastructure hardware overhead of multiple-core SoCs are considered and two different problems are addressed. READ MORE