Advanced search
Showing result 1 - 5 of 194 swedish dissertations matching the above criteria.
-
1. MIMO Systems with Residual Hardware Impairments
Abstract : Recent years have witnessed an unprecedented explosion in mobile data traffic, due to the expansion of numerous types of wireless devices, which have enabled a plethora of data-hungry applications. Novel techniques, such as large-scale multiple-input multiple-output (MIMO) systems, represent potential candidates to support the ever-growing demands. READ MORE
-
2. Building Verified Hardware and Verified Stacks in HOL
Abstract : This thesis explores building provably correct software and hardware inside the HOL4 interactive theorem prover. Interactive theorem provers such as HOL4 are proof environments where manual (human) and automated (machine) proofs can be composed in logically safe ways and all proof steps (be it manual or automated) are mechanically checked. READ MORE
-
3. Configurable Hardware Support for Single Processor Real-Time Systems
Abstract : This thesis describes a further development of a building block for programmable devices in embedded systems handling real-time functionality.Embedded systems are included in a variety of products within different technical areas such as industrial automation, consumer electronics, automotive industry, and communication-, and multimedia systems. READ MORE
-
4. An Integrated System-Level Design for Testability Methodology
Abstract : HARDWARE TESTING is commonly used to check whether faults exist in a digital system. Much research has been devoted to the development of advanced hardware testing techniques and methods to support design for testability (DFT). READ MORE
-
5. Compiler-Based Approaches to Reduce Memory. Access Penalties in Cache Coherent Multiprocessors
Abstract : To reduce the average time needed to perform a read or a write access in a multiprocessor, a cache is associated with each processor. A hardware mechanism is used to ensure that the replicated cache copies are consistent. This mechanism employs a protocol which controls when a node may read and/or write a shared data item. READ MORE