Advanced search
Showing result 1 - 5 of 20 swedish dissertations matching the above criteria.
-
1. Instruction cache memory : Issues in real-time systems
Abstract : .... READ MORE
-
2. A WCET Analysis Method for Pipelined Microprocessors with Cache Memories
Abstract : When constructing real-time systems, safe and tight estimations of the worst case execution time (WCET) of programs are needed. To obtain tight estimations, a common approach is to do path and timing analyses. READ MORE
-
3. Techniques to Cancel Execution Early to Improve Processor Efficiency
Abstract : The evolution of computer systems to continuously improve execution efficiency has traditionally embraced various approaches across microprocessor generations. Unfortunately, contemporary processors still suffer from several inefficiencies although they offer an unprecedented level of computing capabilities. READ MORE
-
4. Leveraging Existing Microarchitectural Structures to Improve First-Level Caching Efficiency
Abstract : Low-latency data access is essential for performance. To achieve this, processors use fast first-level caches combined with out-of-order execution, to decrease and hide memory access latency respectively. READ MORE
-
5. Securing concurrent programs with dynamic information-flow control
Abstract : The work presented in this thesis focusses on dealing with timingcovert channels in dynamic information-flow control systems,particularly for the LIO library in Haskell.Timing channels are dangerous in the presence ofconcurrency. READ MORE